


VER : 1A

# ZR7U SYSTEM BLOCK DIAGRAM

BOM P/N	Description



**BOM Option Table**

Reference	Description
3G@	for 3G function
.	do not stuff

ISL88731A Battery Charger P30	UP6111AQDD +1.05V/+1.1V_VTT P33
RT8206B 3V/5V P31	RT8207A +1.5V_SUS P34
ISL62882 CPU core P32	ISL62881HRZ-T +VGF_X_AGX P35
RT9025-25PSP +1.8V P36	Thermal Protection P36
Discharger P36	


**Quanta Computer Inc.**  
PROJECT : ZR7U

Block Diagram

Date: Tuesday, April 20, 2010 Sheet 1 of 38

## Power States


POWER PLANE	VOLTAGE	DESCRIPTION	CONTROL SIGNAL	ACTIVE IN
VIN	+10V~+19V	MAIN POWER	ALWAYS	ALWAYS
+VCCRTC	+3V~+3.3V	RTC POWER	ALWAYS	ALWAYS
+3VPCU	+3.3V	EC POWER	ALWAYS	ALWAYS
+5VPCU	+5V	CHARGE POWER	ALWAYS	ALWAYS
+15V	+15V	CHARGE PUMP POWER	ALWAYS	ALWAYS
+3V_S5	+3.3V	LAN/BT/CIR POWER	S5_ON	S0-S5
+5V_S5	+5V	USB POWER	S5_ON	S0-S5
+5V	+5V	HDD/ODD/Codec/TP/CRT/HDMI POWER	MAINON	S0
+3V	+3.3V	PCH/GPU/Peripheral component POWER	MAINON	S0
+1.5VSUS	+1.5V	CPU/SODIMM CORE POWER	SUSON	S0-S3
+0.75V_DDR_VTT	+0.75V	SODIMM Termination POWER	MAINON	S0
+VGFX_AXG	variation	Internal GPU POWER	GFX_ON	S0
+1.8V	+1.8V	CPU/PCH/Braidwood POWER	MAINON	S0
+1.5V	+1.5V	MINI CARD/NEW CARD POWER	MAINON	S0
+1.05V	+1.05V	PCH CORE POWER	MAINON	S0
+VCC_CORE	variation	CPU CORE POWER	VRON	S0
LCDVCC	+3.3V	LCD POWER	LVDS_VDDEN	S0



Quanta Computer Inc.


PROJECT : ZR7U

Size	Document Number	Rev
	<b>PWR Status &amp; GPU PWR CRL &amp; THRM</b>	1A
Date:	Tuesday, April 20, 2010	Sheet 2 of 38




IDT: AL003197002 (ICS9LV53197BKLFT)  
 Realtek: AL000890000 (RTM890N-632-GRT)  
 Silago: AL000595000 (SLG8LV595VTR)

### CPU\_CLK select





	0	1
CPU_SEL	CPU0/1=133MHz	CPU0/1=100MHz (default)

### SMBus








### CLK Enable





**Quanta Computer Inc.**  
PROJECT : ZR7U

Size	Document Number	Rev
	<b>Clock Generator</b>	1A
Date:	Tuesday, April 20, 2010	Sheet 3 of 38




### JTAG MAPPING

Scan Chain (Default)	STUFF -> Ra, Rc, Re NO STUFF -> Rb, Rd
CPU Only	STUFF -> Ra, Rb NO STUFF -> Rc, Rd, Re
GMCH Only	STUFF -> Rd, Re NO STUFF -> Ra, Rb, Rc


**Quanta Computer Inc.**  
PROJECT : ZR7U

Size Document Number  
**AUBURNDA 1/4**  
 Date: Tuesday, April 20, 2010 Sheet 4 of 38 Rev 1A


# AUBURNDALE/CLARKSFIELD PROCESSOR (DDR3)



CPU Core Power




U16F



VTT Rail Values are  
Auburndale VTT=1.05V  
Clarksfield VTT=1.1V

18A → +1.05V

+1.05V




22A

+1.05V

+1.05V

U16G



GRAPHICS

POWER

FDI

PG& DWT

SENSE LINES

DDR3 - 1.5V RAILS

1.1V

1.8V

ARD:3A  
CFD:6A

0.6A → +1.8V

AUBURNDALE/CLARKSFIELD PROCESSOR (POWER)


Note:  
For Validating 1M9P VR R6451 should be STUFF  
and R2N1 NO\_STUFF

HFM\_VID : Max 1.4V  
LFM\_VID : Min 0.65V

**Quanta Computer Inc.**  
PROJECT : ZR7U  
Size: Document Number  
**AUBURNDALE 3/4 (PWR)**  
Date: Tuesday, April 20, 2010 Sheet 6 of 38

AUBURNDALE/CLARKSFIELD PROCESSOR (GND)

AUBURNDALE/CLARKSFIELD PROCESSOR ( RESERVED, CFG)



Processor Strapping

	1	0	DEFAULT	
CFG0 (PCI-Epress Configuration Select)	Single PEG	Bifurcation enabled	No use	
CFG3 (PCI-Epress Static Lane Reversal)	Normal Operation	Lane Numbers Reversed	No use	
CFG4 (Embedded Display Port Presence)	Disabled; No Physical Display Port attached to Embedded Display Port	Enabled; An external Display port device is connected to the Embedded Display port	No use	
T A b e f g				

**Quanta Computer Inc.**  
PROJECT : ZR7U


Size Document Number  
**AUBURND 4/4**

Date: Tuesday, April 20, 2010 Sheet 7 of 38


Rev 1A




**PCH1 (CLG) IBEX PEAK-M (DMI, FDI, GPIO)**




**IBEX PEAK-M (LVDS, DDI)**



**PCH Pull-high/low(CLG)**



**System PWR\_OK(CLG)**




**Quanta Computer Inc.**  
PROJECT : ZR7U


Size	Document Number	Rev	
	<b>IBEX PEAK-M 1/6</b>	1A	
Date:	Tuesday, April 20, 2010	Sheet	8 of 38



**RTC Circuitry(RTC)**




**HDA Bus(CLG)**



Place all series terms close to PCH except for SDIN input lines, which should be close to source. Placement of R should equal distance to the T split trace point. Basically, keep the same distance from T for all series termination resistors.


**PCH SPI(CLG)**



**PCH2(CLG)**

**HDA\_SYNC (PCH strap pin)**  
 Internal weak pull-down  
 VCCVRM=>+1.8V (default)  
 external pull-up  
 VCCVRM=>+1.5V

**IBEX PEAK-M (HDA, JTAG, SATA)**




**PCH Strap Table**

Pin Name	Strap description	Sampled	Configuration	ZR7U note									
SPKR	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode	+3V0 - R282 - 10K_4 - SPCR									
INIT3_3V	Reserved	PWROK	1 = Default (weak pull-up 20K) <b>Should not be pull-down</b>	No use									
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default (weak pull-up 20K)	R231 - 10K_4 - PCI_GNT3# (10)									
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	<b>Should be always pull-up</b>	+VCCRTC - R254 - 330K_4 - PCH_INVRMEN									
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1]	PWROK	<table border="1"> <tr> <th>GNT1#</th> <th>GNT0#</th> <th>Boot Location</th> </tr> <tr> <td>1</td> <td>1</td> <td>SPI</td> </tr> </table>	GNT1#	GNT0#	Boot Location	1	1	SPI				
GNT1#	GNT0#	Boot Location											
1	1	SPI											
GNT0#	Boot BIOS Selection 0 [bit-0]	PWROK	<table border="1"> <tr> <th>GNT1#</th> <th>GNT0#</th> <th>Boot Location</th> </tr> <tr> <td>1</td> <td>0</td> <td>PCI</td> </tr> <tr> <td>0</td> <td>0</td> <td>LPC</td> </tr> </table>	GNT1#	GNT0#	Boot Location	1	0	PCI	0	0	LPC	
GNT1#	GNT0#	Boot Location											
1	0	PCI											
0	0	LPC											
GNT2# / GPIO53	ESI strap (Server only)	PWROK	<b>Should not be pull-down (weak pull-up 20K)</b>	No use									
NV_ALE	Intel Anti-Theft HDD protection	PWROK	0 = Disable (Internal pull-down 32ohm)	+1.8V - R265 - 1K_4 - NV_ALE - NV_ALE (10)									
NV_CLE	DMI Termination voltage	PWROK	weak pull-down 32ohm Set to Vcc when LOW	+1.8V - R261 - 1K_4 - NV_CLE - NV_CLE (10)									
HDA_DOCK_EN#/GPIO33	Flash Descriptor Security	PWROK	0 = Override 1 = Default (weak pull-up 20K)	+3V0 - R36 - 1K_4 - HDA_DOCK_EN#									
SPI_MOSI	iTPM function Disable	MEPWROK	0 = Default (weak pull-down 20K) 1 = Enable	+3V0 - R301 - 1K_4 - SPI_SI_R									
HDA_SDO	Reserved	RSMRST#	<b>Should not be pull-up (weak pull-down 20K)</b>										
GPIO8	Reserved	RSMRST#	<b>Should not be pull-down (weak pull-up 20K)</b>	+3V_S5 - R274 - 10K_4 - RSV_GPIO8 (11)									
GPIO27	On-die PLL Voltage Regulator	RSMRST#	0 = Disable 1 = Enable (weak pull-up 20K)	On-die PLL voltage enable									
HDA_SYNC	On-die PLL PWR supply select	RSMRST#	0 = 1.8V supply (weak pull-down 20K) 1 = 1.5V supply	use default (0=1.8V supply)									
GPIO15	Reserved	RSMRST#	0 = TLS no Confidentiality (weak pull-down 20K) 1 = TLS Confidentiality	+3V_S5 - R92 - 1K_4 - CR_WAKE# (11)									




# IBEX PEAK-M (GPIO, VSS\_NCTF, RSVD)




SATA5GP / GPIO49 / TEMP\_ALERT# is used to alert for EC when CPU or Graph/Memory controllers' temperature go out of limit. So connecting GPIO49 to EC and avoid this pin to be used for other purpose

## GPIO Pull-up/Pull-down(CLG)



SV_SET_UP	1-X High = Strong (Default)
-----------	-----------------------------





BOARD_ID0	High = JV41/JM41
	Low = JM51
RSV_GPIO8	High = Disable
	Low = Enable

**Quanta Computer Inc.**  
PROJECT : ZR7U

Size	Document Number	Rev
	<b>IBEX PEAK-M 4/6</b>	1A
Date:	Tuesday, April 20, 2010	Sheet 11 of 38




IBEX PEAK-M (GND)





**Quanta Computer Inc.**  
PROJECT : ZR7U

Size	Document Number	Rev
	<b>IBEX PEAK-M 6/6</b>	1A
Date:	Tuesday, April 20, 2010	Sheet 13 of 38




**DIMM decoupling CAP (near So-Dimm0)**





**Quanta Computer Inc.**  
**PROJECT : ZR7U**

Size	Document Number	Rev
Date: Tuesday, April 20, 2010	<b>DDRIII SO-DIMM-0</b>	1A
Sheet	14	of 38





**DIMM decoupling CAP (near So-Dimm1)**





**Quanta Computer Inc.**  
**PROJECT : ZR7U**


Size	Document Number	Rev
	<b>DDR3 SO-DIMM-1</b>	1A
Date:	Tuesday, April 20, 2010	Sheet 15 of 38




# CRT




# LVDS




# LCD Power



# Backlight Control




# CCD and MIC




<b>Quanta Computer Inc.</b>		
<b>PROJECT : ZR7U</b>		
<b>CRT/LVDS/CAMERA/LID</b>		
Size	Document Number	Rev 1A
Date: Thursday, April 22, 2010 Sheet 16 of 38		


# HDMI LEVEL SHIFTER




## EMI



## HDMI connector



## HP-detect & OE# control





**Quanta Computer Inc.**  
 PROJECT : ZR7U  
**HDMI (PS8101)**


Size	Document Number	Rev
		1A

Date: Tuesday, April 20, 2010 Sheet 17 of 38

# Giga-LAN AR8151




 <b>Quanta Computer Inc.</b> PROJECT : ZR7U		Rev 1A
Date: Thursday, April 22, 2010		Sheet 18 of 38






**TRANSFORMER**

Delta LFE9276C-R (DB0ZR1LAN00)  
 FCE NS892407 (DB0LL1LAN00)  
 Bothhand GST5009B (DB0Z06LAN00)






# MINI-CARD WLAN(MPC)





+3.3V: 1000mA  
 +3.3Vaux: 330mA  
 +1.5V: 500mA




# MINI-CARD 3G(MNC)




# SIM CARD(RFM)




# MAIN SATA HDD




# EE RETURN-PATH CAPACITORS



# ODD (SATA)




# ODD POWER(ODD)




**Quanta Computer Inc.**  
PROJECT : ZR7U

Size	Document Number	Rev
	<b>SATA-HDD/ODD/USB-ESATA</b>	1A
Date:	Tuesday, April 20, 2010	Sheet 21 of 38


# Codec(ADO)




## Power (ADO)



## Mute(ADO)



## Split-GND




**Quanta Computer Inc.**  
PROJECT : ZR7U


Size	Document Number	Rev
	REALTEK ALC663&888/MDC	1A
Date:	Thursday, April 22, 2010	Sheet 22 of 38




# MIC




# Internal Speaker




# HP/SPDIF





 <b>Quanta Computer Inc.</b> PROJECT : ZR7U		Rev 1A
Date: Tuesday, April 20, 2010		Sheet 23 of 38

# CARD READER Controller


# 4 IN 1 CARD READER (MMC)




Close to CN14 pin 14 & pin23  
4.7u CAP close to pin23




Close to connector




# POWER BOARD CONN(UIF)




# LED



# SW /B







**Quanta Computer Inc.**  
PROJECT : ZR7U

Size	Document Number	Rev
	<b>POWER/MMB/LAUNCH/LED</b>	1A
Date: Wednesday, April 21, 2010		Sheet 25 of 38



# USB





# BLUETOOTH CONNECTOR




# USB/B




 <b>Quanta Computer Inc.</b> PROJECT : ZR7U		Rev 1A
Date: Tuesday, April 20, 2010		Sheet 26 of 38




### CPU FAN




### TOUCHPAD & Switch CONN.




### H-C157D63PT




### H-C236D157PB




### H-C197D122PB



### h-c236d118p2




### H-C236D142PB





**Quanta Computer Inc.**  
**PROJECT : ZR7U**

Size	Document Number	Rev
	<b>KB/FAN/TP+FP</b>	1A
Date:	Tuesday, April 20, 2010	Sheet 27 of 38


### EMI decoupling







### EMI ISN solution




### EMI decoupling




### Intel S3 leakage circuit




 <b>Quanta Computer Inc.</b> PROJECT : ZR7U		Rev
		1A
Size	Document Number	
<b>S3 power saving</b>		
Date:	Tuesday, April 20, 2010	Sheet 28 of 38

**EC(KBC)**




**SM BUS ARRANGEMENT TABLE**


SM Bus 1	Battery
SM Bus 2	PCH (CPU)
SM Bus 3	No_Use
SM Bus 4	




**I/O ADDRESS SETTING(KBC)**




**POWER-ON Switch(KBC)**



**SM BUS PU(KBC)**




**SPI FLASH(KBC)**



Vendor	Vendor P/N	Quanta P/N
Winbond	W25X40BVSSIG	AKE37FN0N01
EON	EN25F40-100HIP	AKE37ZN0Q00
AMIC	A25L040	AKE37ZN0800


**HWPG(KBC)**




**Quanta Computer Inc.**  
**PROJECT : ZR7U**

Size	Document Number	<b>WPCE781 &amp; FLASH</b>	Rev. 1A
Date:	Tuesday, April 20, 2010	Sheet	29 of 38









OCP: 10A  
 5V/7A  
 +5VPCU

L(ripple current)  
 = (19-5) \* 5 / (2.2u \* 0.4M \* 19)  
 ~ 4.18A  
 I<sub>ocp</sub> = 10 - (4.18 / 2) = 7.91A  
 V<sub>th</sub> = 7.91A \* 14.2mOhm = 112.322mV  
 R(I<sub>lim</sub>) = (112.322mV \* 10) / 5uA  
 ~ 220K

OCP : 4.2A  
 3V/3.18A


OCP : 8A

L(ripple current) 0 ohm change to shot pad 2/12 09  
 = (19-3.3) \* 3.3 / (2.2u \* 0.5M \* 19)  
 ~ 2.48A  
 I<sub>ocp</sub> = 8 - (2.48 / 2) = 6.67A  
 V<sub>th</sub> = 6.67A \* 15mOhm = 94.714mV  
 R(I<sub>lim</sub>) = (94.714mV \* 10) / 5uA  
 ~ 191K













**A01412**  $R_{dson}=3.8\sim 4.6\text{m}\Omega$   
**OCP**=12.21+0.5A  
**L(ripple current)**  
 $= (19-1.5) * 1.5 / (2.2\mu * 400k * 19)$   
 $\sim 1.57\text{A}$   
 $4.6\text{m} * 12 = R_{ILIM} * 10\mu\text{A}$   
**RILIM**=5.62K  
 $(10\mu * PR35) / R_{dson} + \Delta I / 2 = I_{ocp}$


$$V_{out} = (PR150/PR149) \times 0.75 + 0.75$$











Model	REV	CHANGE LIST	MODEL	ZR7	
			FROM	To	
ZR7U MB	IA	2/11 1. Del trace VREF_DQ_DIMMO/VREF_DQ_DIMM1, and R131,R127,R116,R129 2. Add two test point (TP35/TP36) 3. Remove D16, and connect to EC directly by Anda confirmed 2/12 1. Add Q44/Q45/R600 for AMP_PWR_DOWN function 2/22 1. Change C630/C516 to VIN_SRC 2. Change R489, R488 P/N to 5k 3. Change PL18 footprint by power engineer 4. Del R190,R217,R218 and Add JP1007 5. Change R7643, R7646 P/N to 4.7K 5k 6. Remove 0ohm and short PAD R482,R7575, R7576,R7562, R7565 2/23 1. Del C791,C794,T77,T79 for layout requirement 2. Swap USB_OC0#,USB_OC2#,USB_OC6#,USB_OC4_5# for layout requirement 3. Change C763,C767 for cost down 4. Change Y7000 P/N and footprint for cost down 2/25 1. Stuff R166 for vender comment 2. Del R171,R203 for layout requirement 3. Add C781,C782,C785,C786,C787,C788,C791,C794 for EMI decoupling cap 3/02 1. Correct Function Code 2. Change C656,C702,C7798 P/N and Footprint 3/04 1. Change PC218,PC61,PC164,PC74,PC176,PC76,PC180,PC79,PC182 P/N and Footprint for Power design change 2. Layout reference rename			
		3/22 1. Del TP63,TP64,TP46,TP47,TP29,TP48,TP49,TP53,TP30,TP52, JP1,JP2,JP3,JP4,JP5JP6,JP7,JP8,JP9,JP10,JP11,JP12,JP13 for remove current test components_All 2. PR146, R117 link to +_3V_S5 for power sequence_P34 3. Unstuff SW1 on board power switch_P29 4. Change 0ohm to short pad R45,R48,R54,R247,R35,R87,R86,R257,R1,R2,R61,43, R11,R59,R290,R30,R28,R29,R98,R3,R187,R188_All 5. Change netname +1.1V_VT to +1.05V_All 6. Unstuff R237,R230,R228,Q15 and change CN11 for change RTC Battery type_P9 3/24 1. Reserve PC165 for +1.05V ripple_P33 2. PQ16 AGL1718 change to AGL1448_P33 3. PR78 182K/P change to 174K/P_P31 4. Add C475 for Monitor test_P12 5. Del U15 128K EEPROM_P29 3/25 1. Reserve CB11,CB12,CB13,CB14,CB15,CB16,CB17,CB18 for EMI 1G Hz_P19 2. Del R38, R41_P16			
		4/1 1. Change C295,C296 value to 27pF and 33pF for X'tal vender comment_P10 2. Add C300,C305 for HDMI signal quality_P12 3. Add C471,C472 to 47pF and 220pF for EMI solution_P22 4. Del C390,C354,C401,C303,C140 for cost down_All			
		4/19 1. Change D16,D17 P/Nand fotprint for 5V power_P16,17 2. Remove R120 for don't need it_P21 3. Unstuff PQ7,PQ8,PR53,PR54 for leakage in S3_P28 4. Remove 0 ohm: * Remove PR98_P36 * Short R260,R269_P20 * Remove R377/R378/R379/R380/R381/R394/R405_P20 * Short L7,L8,L9 * Short R125 5. Change R209,R214 for Audio test_P23			
		4/20 1. Remove Q16/Q18/R268/R271 for no used_P20 2. Change R221,R222,R224,R225,R226,R227 value to fine turn the brightness_P25 3. Change C472 to 120pF for Audio requirement_P22			